Your mission
- Develop and maintain UVM SystemVerilog verification environments for our NoC IP.
- Elaborate and work on IP and product specification documents.
- Create and execute comprehensive functional verification plans.
- Design, implement and continuously improve verification test benches.
- Understand and debug identified errors.
- Work on coverage closure and monitor the daily regression runs.