Please apply here on "MINTbund.de" using the "Apply" link/button at the top right.

Note: Please apply exclusively via our direct application link hosted by Empfehlungsbund and MINTbund.de: https://www.mintbund.de/jobs/298731/project-manager-asic-design-m-slash-f-slash-x-in-dresden . We look forward to getting to know you!

Last Mile Semiconductor GmbH, a Dresden-based deep-tech start-up, is developing the next generation of energy-efficient wireless connectivity solutions based on the new DECT NR+ standard. As a pioneer in the field of ultra-low power RFICs and SoCs, we are shaping the future of IoT, Industry 4.0 and Massive Machine-Type Communication (mMTC). Our chips are based on modern CMOS and FD-SOI technologies and are used worldwide for scalable, robust and cost-efficient applications. To strengthen our team, we are looking for an experienced person in the field of project management for ASIC development to successfully manage our complex development projects.

Your role:

As ASIC Design Project Manager, you will be responsible for the technical and organizational management of our ASIC development projects. You will coordinate interdisciplinary teams from analog/RFIC, digital and firmware development and ensure that our projects are implemented efficiently, risk-consciously and on time - right through to successful tape-out.

Your tasks:

• Technical management of ASIC development projects over the entire development cycle
• Coordination of interdisciplinary teams (analog/RFIC, digital design, firmware)
• Managing collaboration between internal and external partners
• Central point of contact for external service providers and foundry-related processes
• Creation, maintenance and further development of project plans and milestones
• Ensuring efficient, timely and quality-oriented project implementation
• Identification, assessment and management of project risks
• Regular reporting to management and stakeholders
• Further development and optimization of project management methods and processes

Your profile:

• Degree in electrical engineering, microelectronics or similar
• Several years of experience in project management (mandatory)
• Experience in the ASIC environment - either:
• direct experience in ASIC project management or
• in-depth technical involvement in ASIC developments (e.g. analog/RF, digital, verification, firmware)
• Good understanding of the ASIC design process and the various design flows
• Experience in coordinating interdisciplinary teams is an advantage
• Structured, proactive and solution-oriented way of working
• Strong communication and organizational skills
• Confident manner in dealing with internal and external stakeholders
• Very good command of English (German an advantage)

We offer:

• Permanent position with a high level of personal responsibility and very good development opportunities
• Work in an international, friendly and motivated team that will be happy to support you with any questions you may have
• Flat hierarchies, openness to change and appreciation of your ideas
• An appreciative corporate culture characterized by a high degree of team spirit and trust, regular team events
• Flexible working hours (flexitime) with 1 regular home office day per week, further opportunities for mobile working by arrangement
• Attractive benefits: free job or Germany ticket or job bike (monthly flat rate of €55) + free use of the gym in the building
• Bright and comfortable offices in a central Dresden location (Plauen)
• Fast and uncomplicated application process

Based in Dresden, Germany – the heart of Silicon Saxony – we are a semiconductor startup for the breakthrough development of a new non-cellular 5G wireless chipset that enables secure massive IoT use cases.

Driven by a vision of a future where technology is seamlessly integrated into our daily lives, encompassing homes, industries, public spaces and healthcare, we strive to optimize resource and energy consumption while establishing global digital sovereignty. To realize this vision, we are actively developing a low-cost and ultra-low-power 5G wireless chipset based on the revolutionary NR+ non cellular private 5G standard.