PMU Design Verification Engineer (m/f/d)
PMU Design Verification Engineer (m/f/d)
PMU Design Verification Engineer (m/f/d)
PMU Design Verification Engineer (m/f/d)
Apple Inc.
Computer-Hardware
München
- Art der Anstellung: Vollzeit
- 54.500 € – 78.500 € (von XING geschätzt)
- Vor Ort

PMU Design Verification Engineer (m/f/d)
Über diesen Job
PMU Design Verification Engineer (m/f/d)
Munich, Bavaria-Bayern, Germany
Hardware
Role Number:
200614302
At Apple, we work every single day to craft products that enrich people’s lives. Do you love working on challenges that no one has solved yet? Do you like changing the game? We have an opportunity for a results-oriented and highly committed Design Verification Engineer. As a member of our multifaceted group, you will have the unique and exciting opportunity to craft upcoming products that will delight and encourage millions of Apple’s customers every day.
We are looking for a Design Verification Engineer in our team, who will enable bug-free first silicon for our mixed-signal designs, in close collaboration with Digital and Analog Design engineers. The responsibilities involve all phases of pre-silicon verification including establishing design verification methodology and test-plan development. Additional responsibilities will involve verification environment development, such as stimulus and checkers, test-writing, debug, coverage, sign-off for RTL freeze and tape-out.
Description
In this role you will develop verification plans in coordination with design leads and architects.
Your responsibilities will include:
- Building and maintaining verification test bench components and environments
- Generate directed and constrained random tests
- Run simulations and debug design and environment issues
- Build functional coverage points, analyze coverage, and improve test environment to target coverage holes
- Craft automated verification flows for block and chip level verification
- Apply knowledge of hardware description languages, hardware verification languages (SystemVerilog), methodology (UVM/OVM), and logic simulators to verify complex designs
- Work with other block and chip level engineers to ensure a flawless verification flow
Minimum Qualifications
- Advanced knowledge of SystemVerilog and UVM
- Experience developing scalable and portable test-benches
- Experience with constrained random verification environments
- Experience defining coverage space, writing coverage model, analyzing results
- Experience with Assertion Based Verification
- Knowledge of Object Oriented Programming
- MS/BS in Computer Science or Electrical Engineering or equivalent
- Fluency in English language is required
Preferred Qualifications
- Basic knowledge of mixed signal verification
- Experience in Formal Verification
- Excellent communication and interpersonal skills combined with the ability to collaborate
- Apple is an Equal Opportunity Employer that is committed to inclusion and diversity. We also take affirmative action to offer employment and advancement opportunities to all applicants, including minorities, women and individuals with disabilities. Apple will not discriminate or retaliate against applicants who inquire about, disclose, or discuss their compensation or that of other applicants.
- We will ensure that individuals with disabilities are provided reasonable accommodation to participate in the job application or interview process, to perform essential job functions, and to receive other benefits and privileges of employment. Please contact us to request accommodation.
Gehalts-Prognose
Unternehmens-Details

Apple Inc.
Computer-Hardware