Pravin Gavate

is looking for job in Pre Silicon and Post Silicon Validation in semiconductor

Angestellt, Pre-Si Validation Lead, Intel Corp.
Abschluss: Bachelor of Engineering, University of Pune
Bangalore, India

Skills

Verilog VHDL
Verification and validation
FPGA
pcie
cxl
sata
SAS
VHDL
system verilog
HAPS
zebu
post si validation
pre silicon validation

Timeline

Professional experience for Pravin Gavate

  • Current 5 years and 4 months, since Dec 2020

    Pre-Si Validation Lead

    Intel Corp.

    Pre Silicon and Post Silicon Validation Lead

  • 2 years and 7 months, May 2018 - Nov 2020

    Technical Manager

    UST Global

  • 3 years and 5 months, Jan 2015 - May 2018

    Technical Leader

    Aricent

  • 1 year and 7 months, Mar 2013 - Sep 2014

    Senior Design Engineer

    NVIDIA

  • 2 years and 3 months, Jan 2011 - Mar 2013

    Senior Design Engineer

    LSI Logic

  • 4 years and 4 months, Sep 2006 - Dec 2010

    Module Lead R/D Services

    MindTree Ltd.

Educational background for Pravin Gavate

  • 4 years and 3 months, Jun 1999 - Aug 2003

    Electronics and Communication Engineering

    University of Pune

Languages

  • English

    Fluent

  • German

    Basic

XING – The jobs network

  • Over 1 million jobs

    Find just the right job for you on XING.

  • Job offers just for you

    Get found by employers and over 20,000 recruiters.

  • 21 million members

    Connect with new people and gather inspiration to boost your working life.

  • Free membership

    Basic membership is free, but the opportunities are priceless.

Browse over 21 million XING members