Sincy Ann Saji

Angestellt, SoC Verification Engineer, Intel Corp.

Bangalore, Indien

Fähigkeiten und Kenntnisse

SystemVerilog
UVM
Verilog
Synopsys VCS
Cadence Jaspergold
Engineering

Werdegang

Berufserfahrung von Sincy Ann Saji

  • Bis heute 6 Jahre und 10 Monate, seit Sep. 2017

    SoC Verification Engineer

    Intel Corp.

Ausbildung von Sincy Ann Saji

  • 2 Jahre, Juni 2015 - Mai 2017

    VLSI

    VIT University

  • 3 Jahre und 9 Monate, Sep. 2011 - Mai 2015

    Electronics and Communication Engineering

    Rajiv Gandhi Institute of Technology, Kottayam

Sprachen

  • Englisch

    Fließend

  • Französisch

    Grundlagen

  • Deutsch

    Grundlagen

Interessen

Dance
Cooking
Travel
Music

XING Mitglieder mit ähnlichen Profilangaben

Min-An Chao

Informatik/ Computer Science

Munich

Krishna Prasad Vangapalli

Sr. Test Engineer Digital and Mixed Signal

Heilbronn

Bert Bretschneider

Senior Component Design Engineer

Braunschweig

Peter Zimmermann

Senior AMS Design Engineer

Villach

Fabian Speicher

Analog Mixed-Signal ASIC Verification Engineer

Reutlingen

Steffen Edel

Verification Engineer

Halle (Saale)

Zoran Kudric

Digital Design Verification Engineer

Novi Sad, South Backa, Serbia

Christoph Janson

Lead Principal System Architect

München

Hans Joachim Janßen

Director of implementation engineering

Hamburg

Jan Pelin

Entwicklungsleiter für Signalverarbeitung

Dresden

Khaled Ismail

HDL Embedded Systems Engineer

Darmstadt, Hesse, Germany

Arpitha Suresh

Team Leader - Verification

Unterhaching

Mathias Sedner

Principal Product Marketing Engineer

Langen

Alfredo Moreira

Senior R&D Engineer Software and Hardware

Böblingen

Michail Menschikow

Electronics, FPGA & Embedded Software Engineer

Heroica Puebla de Zaragoza

Freddy Sanchez

FPGA engineer

Santiago de Querétaro

jayaprakash polimetla

Technical Project Leader

Bangalore

Muhammad Jubaer Ahmed

Senior Design Verification Engineer

Shanghai

Christoph Obermayr

Project Manager Research and Development

Linz

Dominik Ruck

Senior Staff Mixed Signal Design Engineer

Unterpremstätten

21 Mio. XING Mitglieder, von A bis Z

Nachname:

ABCDEFGHIJKLMNOP
QRSTUVWXYZ