Anudeep Teegala

Angestellt, Design Verification engineer, SiFive

Hyderabad, Indien

Fähigkeiten und Kenntnisse

Verilog
system verilog
uvm
python
c
arduino
Computer Architecture
Digital electronics
Communication skills
Team work

Werdegang

Berufserfahrung von Anudeep Teegala

  • Bis heute 3 Jahre und 3 Monate, seit Apr. 2021

    Design Verification engineer

    SiFive

XING Mitglieder mit ähnlichen Profilangaben

Alberto Celin

Hardware R&D

Bressanone

Isaac Sanchez

Research Assistant

Zapopan

Torsten Knodt

Principal Software Engineer

Ingolstadt

Muhammad Ahad Rafiq

Technical Support Engineer

Munich

Milovan Blagojevic

Senior Systems Engineer

Munich

Muhammad Adil Saeed

Executive Assistant

Islamabad

Parthasarathy Murali Baskar Rao

Research Engineer

Karlsruhe

Vladimir Eremin

Senior Developer (FPGA)

München

Christian Angermann

Software-Entwickler

Gumpoldskirchen

Sukanthi Thotakura

Project Engineer

Düsseldorf

Raviteja Eranna Golla

Artificial Intelligence for Smart Sensors and Actuators

Chemnitz

Robert Schmidt

Projektingenieur

Erfurt

Vishwanath Prakash Hiremath

Information and Communication Engineering

Hamburg

Anton Gerasimov

Engineer

Saint Petersburg

Aman Chauhan

---

Dieburg

Ishwar Kumar

Working Student

Paderborn

Subham Mishra

Design Verification Intern

Munich

Ganesh Vairavan

Design-Verifikations-Ingenieur

Chennai, State of Tamil Nādu, India

Kajetan Peter Kossakowski

Field Application Engineer

Rheda-Wiedenbrück

Roshan Sharma

---

Reading

21 Mio. XING Mitglieder, von A bis Z

Nachname:

ABCDEFGHIJKLMNOP
QRSTUVWXYZ