BARTOLOME JR EBALOBO

Bis 2024, Analog Layout Enginner, Renesas Electronics Germany GmbH

Bingen, Deutschland

Über mich

I am actively searching for immediate job opportunities, can be able to join as soon as possible.

Fähigkeiten und Kenntnisse

Layout
IC Layout
Analog Layout
IC Design
IC Mask design
Unix
Linux
Calibre DRC LVS
Spice netlisting
Calibre verification
RF Layout
Power managment IC design
Radio frequency layout
Schematic
ESD
Design for manufacturability (DFM)
parasitic extraction

Werdegang

Berufserfahrung von BARTOLOME JR EBALOBO

  • 4 Jahre, März 2020 - Feb. 2024

    Analog Layout Enginner

    Renesas Electronics Germany GmbH

Ausbildung von BARTOLOME JR EBALOBO

  • 4 Jahre und 11 Monate, Juni 2000 - Apr. 2005

    Electronics and Communication Engineering

    Technological Institute of the Philippines

    Graduated

XING Mitglieder mit ähnlichen Profilangaben

Yaolei Tian

DRAM Design Engineer

Xi'an

Richard Geiger

RF & Analog Device Engineer

München

Vadim Pozhidaev

Analog Circuit Designer

Dresden

Philipp Schneider

Hardwareentwickler

Ludesch

Srujan Ingalgeri

Power Management IC Macro Modelling Engineer

München

Saikat Chatterjee

Senior Engineer

Munich

John Williams

Associate Director

Frank Brehmer

Elektronik-Ingenieur

Heppenheim (Bergstraße)

Mahdi Ahangarianabhari

Electronics Engineer

Berlin, Land Berlin, Germany

Prabhu Varikkattu

Application Engineer- ASIC Program

Erlangen

Sergii Mykytenko

Process design kit engineer

Munich

Ganesh Pagadala

Mask Design Engineer

Penang

Romeo Eshalom

CEO

Arizona/Texas

Vrutant Trivedi

Electrical Systems Engineering

Dresden

Ranjit Menon

Senior Engineer-Semiconductors-Back end IC Physical Desgn

Penang

Dirk Baumann

Senior Analog Layout Engineer

Dresden

Manivannan Thangamani

Analog CMOS Design Intern

Erlangen

Meryem lakdah

---

Salé

Dieter Schirak

Abteilungsleiter

Innsbruck

Mohammad Khizer Hussain

Electrical Systems Engineering

Löwen

21 Mio. XING Mitglieder, von A bis Z

Nachname:

ABCDEFGHIJKLMNOP
QRSTUVWXYZ